Abstract-N-and p-MOSFETs have been fabricated in strained Si-on-SiGe-on-insulator (SSOI) with high (15-25%) Ge content. Wafer bonding and H-induced layer transfer techniques enabled the fabrication of the high Ge content SiGe-on-insulator (SGOI) substrates. Mobility enhancement of 50% for electrons (with 15% Ge) and 15-20% for holes (with 20-25% Ge) has been demonstrated in SSOI MOSFETs. These mobility enhancements are commensurate with those reported for FETs fabricated on strained silicon on bulk SiGe substrates.
I. INTRODUCTION

E
LECTRON and hole mobility enhancement has been demonstrated in strained-Si MOSFETs [1] - [4] . Introducing strained Si to the silicon-on-insulator (SOI) technology promises even higher performance CMOS circuits due to the combination of carrier mobility enhancement in strained Si with the advantages of SOI devices/circuits. Strained silicon-on-SiGe-on-insulator (SGOI) has already been demonstrated by separation-by-implanted-oxygen (SIMOX) technology [5] , [6] . However, previous work [5] , [6] showed that it is difficult to achieve high Ge mole fraction in SGOI fabricated by SIMOX due to the high annealing temperature required for the buried oxide formation. While strain-induced electron mobility enhancement is expected to saturate at around 10% Ge, strain-induced hole mobility is expected to continue to improve significantly up to about 30% Ge [5] , [7] . Thus, it is important to develop a technology to incorporate high Ge content in the relaxed SiGe on insulator. In this paper, we demonstrate an approach to prepare strained Si on SGOI with Ge contents up to 25% by wafer bonding and H-induced layer transfer techniques [8] . While earlier work [9] used a grind-and-etch-back technique and demonstrated n-MOSFETs, this paper demonstrates layer transfer of relaxed SiGe by hydrogen-induced layer splitting [8] , [10] . The hydrogen-induced layer splitting improves the uniformity of the transferred SGOI layer. In addition, both N-and p-MOSFETs have been fabricated on the strained Si on SGOI in this work. Significant mobility enhancement for both electrons and holes has been demonstrated. 
II. SGOI MATERIAL AND DEVICE FABRICATION
The process used to fabricate strained Si on SGOI substrates by wafer bonding is illustrated in Fig. 1 . Strain-relaxed SiGe layers with uniform Ge content in the range of 15-25% are grown by UHVCVD on (100) silicon wafers using a step-graded buffer layer approach [11] - [13] . The relaxed SiGe epilayers are implanted with hydrogen and polished by a chemical-mechanical polishing (CMP) process, which reduces the cross hatch surface roughness of the step-graded SiGe layer from 6-8 nm rms to about 0.5 nm rms as required for wafer bonding. The polished SiGe wafer is then bonded to a Si handle wafer with 300-nm thermal oxide. The bonding process includes a room temperature (RT) bonding step and an annealing step to enhance the bonding strength across the bonding interface. The RT bonding of a SiGe wafer and a Si handle wafer with SiO layer is performed in class 100 clean room after standard RCA cleaning. A subsequent furnace anneal in N ambient is carried out to form covalent bonds at the SiGe/SiO interface. The annealing temperature and time are optimized to achieve a high bonding energy ( 1000 mJ/m ) while preventing separation due to H-induced surface blistering at elevated temperatures. In this work, the RT bonded wafer pairs are annealed at 250-350 C for 20-30 h. Fig. 2 shows the transmission infra-red (IR) image of the bonded wafer pair. After the bonding anneal, another thermal anneal at higher temperatures (400-500 C) is employed to induce the splitting process which separates the bonded wafer pair along the H peak region [8] , [14] . As a result, approximately 500-nm relaxed SiGe layer is transferred onto the Si handle wafer thereby forming the SGOI substrate. The transferred 500-nm SiGe layer of the SGOI substrate is subsequently smoothed and thinned down to 200-300 nm by CMP. The surface roughness of the SGOI wafer is reduced from the as-split [ Fig. 3(a) ] roughness of 7.6 nm rms to the final roughness of 0.4-nm rms after CMP [ Fig. 3(b) ]. The final SGOI thickness may also be tailored by CMP removal of a portion of the transferred SiGe layer. A thin layer of relaxed SiGe with the same Ge mole fraction is grown on the transferred SiGe layer before the final strained silicon layer (18 nm) is grown.
Long channel, nonself-aligned n-, and p-MOSFETs with aluminum gates are fabricated on the strained Si on SGOI substrates. The channel length of the MOSFETs is in the range of 25-250 m. The SiO gate oxide is 4 nm. Phosphorous and boron are used for the source/drain doping for n-and p-FETs, respectively. Similar devices on bulk Si control substrates are also fabricated. Fig . 4 shows the cross-sectional SEM and TEM images of (a) the transferred and polished SiGe buffer layer, (b) the complete stack of strained silicon on the SGOI, and (c) the gate area of the completed MOSFET, showing the 4-nm gate oxide, the 18-nm strained silicon (with a light contrast), and the regrown SiGe buffer layer (with a darker contrast) on top of the transferred relaxed SiGe buffer layer. The transferred SiGe layer contains no threading dislocations in the investigated areas. The degree of relaxation in the SiGe is determined by triple-axis x-ray diffraction to be greater than 90% [ Fig. 5(a) ], similar to that observed in the SiGe buffer layer before the H-implant and layer splitting. This observation suggests that strain relaxation is not degraded by the layer splitting process. The strained silicon layer on the SGOI (SSOI) is more than 90% strained as deduced from Raman spectroscopy [ Fig. 5(b) ]. The Ge content of up to 25% in the transferred SiGe is confirmed by SIMS analysis as well as the triple-axis X-ray diffraction analysis.
III. DEVICE RESULTS
Typical drain current versus drain voltage output characteristics of a n-and p-FET on SSOI are given in Fig. 6 . Since the capacitance-voltage ( -) characteristics are similar to the control silicon devices [see inset of Fig. 6(a) ], the drain current enhancement in SSOI nFET [ Fig. 6(a) ] comes primarily from the increased electron mobility. The effective electron and hole mobilities are extracted based on drain current measurements at low drain voltages, with the inversion charge extracted from the -curve of the same device [15] . Fig. 7(a) compares the effective electron mobility in n-channel SSOI MOSFETs with that in Si control devices and the universal mobility [16] . The effective electron mobility of the SSOI device (15% Ge) is about 50% higher than that of the corresponding control-Si device as well as the universal mobility at an effective field of 1.0 MV/cm. Since earlier work on SSOI [9] and strained silicon on bulk SiGe substrates [4] showed even higher mobility enhancements, we believe further electron mobility enhancement can be obtained by process optimization such as using a conventional self-aligned polysilicon gate process to improve the gate oxide interface properties.
For p-channel SSOI MOSFETs on SGOI substrates with 20-25% Ge, the hole mobility in strained Si is 15-20% higher than the universal mobility at effective fields in the range of 0.2-0.5 MV/cm [ Fig. 7(b) ]. The hole mobility enhancement at higher (0.6 MV/cm) effective fields is reduced, in agreement with strained silicon FETs in bulk SiGe devices. While theory predicts continued hole mobility enhancement in strained Si on SiGe with Ge content up to 30%, in this work, we observe only a minor difference between the hole mobility in FETs fabricated on 20% SGOI and 25% SGOI substrates. This is most probably caused by variations of the Ge fraction in our experiment. Compared to early work [5] , which shows a significant hole mobility enhancement over universal hole mobility but achieved at lower effective fields ( 0.1 MV/cm), this work demonstrates hole mobility enhancement in strained Si at higher vertical fields (up to 0.6 MV/cm).
IV. CONCLUSIONS
Relaxed SiGe-on-insulator (SGOI) substrates with 15-25% Ge content have been fabricated by wafer bonding and hydrogen-induced layer transfer techniques. N-and p-MOSFETs have been fabricated in strained Si on SiGe on insulator (SSOI) substrates with high Ge content. Mobility enhancement of 50% for electrons (with 15% Ge) and 15-20% for holes (with 20-25% Ge) have been demonstrated. The effective electron and hole mobility enhancements for FETs fabricated on strained silicon on SiGe on insulator substrates are comparable to the mobility enhancements obtained in strained silicon FETs on bulk SiGe substrates. The wafer bonding and hydrogen-induced layer transfer process employed to fabricate SiGe on insulator have not degraded the quality of the starting relaxed SiGe layer. This work suggests that it is possible to combine the benefits of electron and hole mobility enhancements in strained Si and the advantages of SOI technology for high-speed CMOS.
